Hard Processor System Technical Reference Manual: Agilex™ 5 SoCs
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: uqc1677489117318
Ixiasoft
Visible to Intel only — GUID: uqc1677489117318
Ixiasoft
5.1.7.17.3. Generating an Interrupt without Affecting the PPS
The bits[6:5], TRGTMODSEL, of the MAC_PPS_Control register enable you to program the target time registers (register 736 and 737) to do any one of the following:
- Generate only interrupts.
- Generate interrupts and the PPS start and stop time.
- Generate only PPS start and stop time.
To program the target time registers to generate only an interrupt event:
- Program 00 (for interrupt) in bits[6:5], TRGTMODSEL, of MAC_PPS_Control register. This instructs the MAC to use the target time registers for the target time interrupt.
- Program a target time value in the target time registers. This instructs the MAC to generate an interrupt when the target time elapses.