Hard Processor System Technical Reference Manual: Agilex™ 5 SoCs

ID 814346
Date 7/19/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

14.2. ECC Controller Use Cases

The HPS system uses the Error Checking and Correction (ECC) controller to protect its memory. The ECC error management varies depending on the RAM location. Each system handles the errors based on their use cases.