Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.5. System Interconnect Registers

The system interconnect contains the following internal registers. All internal registers are accessed over the system interconnect service network.
Table 77.  System Interconnect Registers
Identifier Slave Name
L4FRW L4 Interconnect Firewall CSR
L4PRB L4 Interconnect Probes CSR
ATB Debug Output
Error Logger
CCU Probe
EMAC Probe
SOC2FPGA Probe
EMAC Profiler
L4QOS L4 Interconnect QoS
CCU_IOS QOS Generator
DMA_TBU QOS Generator
EMAC_TBU QOS Generator
IO_TBU QOS Generator
SDM_TBU QOS Generator
EMAC_TBU Stat Filter