Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

24.4.1. Setting the Timeout Period Values

The watchdog timers have a dual timeout period. The counter uses the initial start timeout period value the first the timer is started. All subsequent restarts use the restart timeout period. The valid values are 2(16+<i>) – 1 clock cycles, where i is an integer from 0 to 15. To set the programmable timeout periods, perform the following actions in no specific order:
Note: Set the timeout values before enabling the timer.
  • To set the initial start timeout period, write i to the timeout period for the initialization field (top_init) of the watchdog timeout range register (wdt_torr).
  • To set the restart timeout period, write i to the timeout period field (top) of the wdt_torr register