Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

25.5.2.1. CTI

This section lists the trigger input, output, and output acknowledge pin connections implemented for CTI in the debug system. The trigger input acknowledge signals are not connected to pins.

Table 225.  CTI Trigger Input SignalsThe following table lists the trigger input pin connections implemented for CTI .

Number

Signal

Source

7

ASYNCOUT

STM

6

TRIGOUTHETE

STM

5

TRIGOUTSW

STM

4

TRIGOUTSPTE

STM

3

ACQCOMP

ETR

2

FULL

ETR

1

ACQCOMP

ETF

0

FULL

ETF

Table 226.  CTI Trigger Output SignalsThe following table lists the trigger output pin connections implemented for CTI .

Number

Signal

Destination

7

TRIGIN

ETF

6

FLUSHIN

ETF

5

HWEVENTS[3:2]

STM

4

HWEVENTS[1:0]

STM

3

TRIGIN

TPIU

2

FLUSHIN

TPIU

1

TRIGIN

ETR

0

FLUSHIN

ETR

Table 227.  CTI Trigger Output Acknowledge SignalsThe following table lists the trigger output pin acknowledge connections implemented for CTI .

Number

Signal

Source

7

0

6

0

5

0

4

0

3

TRIGINACK

TPIU

2

FLUSHINACK

TPIU

1

0

0

0