Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

16.4.3.4.1. Response†

  • Response timeout—did not receive the response expected with response start bit within the specified number of clock cycles in the timeout register.
  • Response CRC error—response is expected and check response CRC requested; response CRC‑7 does not match with the internally‑generated CRC‑7.
  • Response error—response transmission bit is not 0, command index does not match with the command index of the send command, or response end bit is not 1.