Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.4.8. ECC Controller Clocks

The ECC controller for each ECC-protected memory operates at the same clock frequency as its associated RAM port.

The ECC register interface, however, is in the l4_mp_clk domain. The clock source names for each ECC controller and its RAM are determined by the specific peripheral.

Table 93.   Clock Source for Each ECC Controller and Memory

ECC Memory

Functional Clock

On-chip RAM

l3_main_free_clk

USB

asynchronous l4_mp_clk

SD/MMC

Port A read and write: cclk_in
Port B read and write: l4_mp_clk

Ethernet MAC (Rx FIFO)

Read: ap_clk
Write: clk_rx_int

Ethernet MAC (Tx FIFO)

Read: ap_clk
Write: clk_tx_int

DMA

l4_main_clk

NAND (ECC Buffer)

nand_clk

NAND (Write FIFO)

Write: nand_x_clk
Read: nand_clk

NAND (Read FIFO)

Read: nand_x_clk
Write: nand_clk