Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

15.4.2.1. Bootstrap Setting Bits

Table 107.   Bootstrap Setting Bits
Bit Example Value for 512-Byte Page
noinit 127
page512 1
noloadb0p0 1
tworowaddr
  • 1—flash device supports two‑cycle addressing
  • 0—flash device support three‑cycle addressing
27 When this register is set, the NAND flash controller expects the host to program the related device parameter registers. For more information, refer to "Configuration by Host".