GTS Ethernet Intel® FPGA Hard IP User Guide

ID 817676
Date 10/12/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: zau1717715907390

Ixiasoft

Document Table of Contents

11.2. Troubleshoot the Reset Sequence

The following section outlines the reset process steps, which are illustrated in a flow chart that explains the sequence of reset actions. Each state in the flow chart, along with its corresponding tx_lane_current and rx_lane_current_state, provides you with precise insights into the reset process, facilitating easier debugging if needed.