GTS Ethernet Intel® FPGA Hard IP User Guide

ID 817676
Date 8/05/2024
Public
Document Table of Contents

11.2.3. Debug the TX Reset Exit Sequence

The following flow chart shows the exit reset sequence of TX reset:

Figure 75. TX Reset Exit Sequence