GTS Ethernet Intel® FPGA Hard IP User Guide

ID 817676
Date 8/05/2024
Public
Document Table of Contents

11.2.2. Debug the TX Reset Entry Sequence

The following flow chart shows the reset entry sequence of TX reset:

Figure 74. TX Reset Entry Sequence