GTS Ethernet Intel® FPGA Hard IP User Guide

ID 817676
Date 10/12/2024
Public
Document Table of Contents

7.1. Design Example Features

The design example provides the following basic functionality:
  • Send, receive, and check 16 data packets using the packet generator.
  • Perform Avalon® Memory-Mapped Interface test.