Visible to Intel only — GUID: yww1697544588682
Ixiasoft
Visible to Intel only — GUID: yww1697544588682
Ixiasoft
4.7.1. Connect the Time-of-Day Interface
The shared Time-of-Day (TOD) allows the IP core to reference all timestamps to the local time-of-day. The 96-bit timestamps are in IEEE 1588 v2 format.
Port Name | Width | Domain | Description |
---|---|---|---|
i_ptp_tx_tod[95:0] | 96 | i_clk_tx_tod | Time of Day according to the local clock for TX clock domain. This bus is used to present the current time of day (according to the local clock) to the TX data path of Ethernet Core.
The format of the time is IEEE 1588v2 (96 bits)
|
i_ptp_tx_tod_valid | 1 | i_clk_tx_tod | Indicates TX Time of Day is valid. Assert this signal when i_ptp_tx_tod contains valid time. Deassert this signal for at least one clock cycle to indicate that there is a significant change in i_ptp_tx_tod value, i.e.; due to reset of time-of-day or first time-of-day adjustment after system power up. IP deasserts o_tx_ptp_ready to indicate TX egress timestamp is not valid. |
i_ptp_rx_tod[95:0] | 96 | i_clk_rx_tod | Time of Day according to the local clock for RX clock domain. This bus is used to present the current time of day (according to the local clock) to the RX data path of Ethernet Core.
The format of the time is IEEE 1588v2 (96 bits)
|
i_ptp_rx_tod_valid | 1 | i_clk_rx_tod | Indicates RX Time of Day is valid Assert this signal when i_ptp_rx_tod contains valid time. Deassert this signal for at least one clock cycle to indicate that there is a significant change in i_ptp_rx_tod value, i.e. due to reset of time-of-day or first time-of-day adjustment after system power up. IP deasserts o_rx_ptp_ready to indicate RX ingress timestamp is not valid. |