AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 790711
Date 7/08/2024
Public
Document Table of Contents

4.12. Completion Timeout

The IP communicates completion timeout events to the application logic through the dedicated completion timeout interface.

Note: Refer to Interfaces and Signals for details on the interface signals.