AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 790711
Date 7/08/2024
Public
Document Table of Contents

4.14. Page Request Service (PRS) Events

The Page Request Service (PRS) Control register allows the IP to generate events on the HIP’s PRS interface. This register allows user logic to generate these PRS events through a sideband interface.