AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 790711
Date 7/08/2024
Public
Document Table of Contents

6.6. Function Level Reset Interface

Each of the functions in the IP can be individually reset through the function level reset interface. The IP provides st_flrrcvd and st_flrcmpl interfaces for FLR handshake.