Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.5. Clock Interfaces

Clock interfaces define the clocks used by a component. Components can have clock inputs, clock outputs, or both. To update the clock frequency of the component, use the Parameters tab for the clock source.

The Clock Source parameters allows you to set the following options:

  • Clock frequency—The frequency of the output clock from this clock source.
  • Clock frequency is known— When turned on, the clock frequency is known. When turned off, the frequency is set from outside the system. Turning off this option is useful for cases when a subsystem receives a clock from a higher level system.
    Note: If turned off, system generation may fail because the components do not receive the necessary clock information. For best results, turn this option on before system generation.
  • Reset synchronous edges
    • None—The reset is asserted and deasserted asynchronously. You can use this setting if you have internal synchronization circuitry that matches the reset required for the IP in the system.
    • Both—The reset is asserted and deasserted synchronously.
    • Deassert—The reset is deasserted synchronously and asserted asynchronously.

For more information about synchronous design practices, refer to Recommended Design Practices