GTS Transceiver PHY User Guide

ID 817660
Date 7/08/2024
Public
Document Table of Contents

3.3.7. Avalon® Memory-Mapped Interface Options

Figure 47.  Avalon® Memory-Mapped Interface Tab in Parameter Editor
Table 29.   Avalon® Memory-Mapped Interface Parameters
Parameter Values Description
Enable Avalon® Memory Mapped Interface On/Off

Enables or disables the Avalon® memory mapped interface. Default value is Off.

Enable Direct PHY soft CSR On/Off

Enables or disables the soft CSR feature. Default value is Off.

Enable readdatavalid port on Avalon® interface On

Indicates data valid. This port is enabled by default when Avalon® memory-mapped interface is used. Default value is On.

Enable separate Avalon® interface per PMA
Note: This feature is preliminarily in the current release of the Quartus® Prime Pro Edition software.
On/Off

Off specifies shared Avalon® interface.

On specifies split interface, if multiple interfaces available with selected targets. Default value is Off.

Enable Debug Endpoint on Avalon® interface On/Off When On, the GTS PMA/FEC Direct PHY Intel FPGA IP includes an embedded Debug Endpoint that internally connects Avalon® memory-mapped agent interface. The Debug Endpoint can access the reconfiguration space of the FEC and the PMA interface block. The IP can perform certain tests and debug functions through JTAG using the System Console. This option may require that you include a jtag_debug link in the system. Default value is Off.