External Memory Interfaces (EMIF) IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817467
Date 7/08/2024
Public
Document Table of Contents

6.2.3. Pin Placements for Agilex™ 5 FPGA DDR4 EMIF IP