External Memory Interfaces (EMIF) IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817467
Date 7/08/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.4. usr_clk for EMIF IP

User clock interface

Table 43.  Interface: usr_clkInterface type: clock
Port Name Direction Description
usr_clk output User clock