External Memory Interfaces (EMIF) IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817467
Date 7/08/2024
Public
Document Table of Contents

4.2. Agilex 5 EMIF IP Interfaces for DDR5

The interfaces in the Agilex 5 External Memory Interfaces (EMIF) IP each have signals that can be connected in Platform Designer. The following table lists the interfaces and corresponding interface types.

Table 39.  Interfaces for External Memory Interfaces (EMIF) IP
Interface Name Interface Type Description
ref_clk clock PLL reference clock input
core_init_n reset An input to indicate that core configuration is complete
usr_async_clk clock User clock interface
usr_clk clock User clock interface
usr_rst_n reset User clock domain reset interface
s0_axi4 axi4 Fabric (i.e. NOC-bypass) interface to controller
mem conduit Interface between FPGA and external memory
i3c conduit Sideband bus interface
mem_lbd conduit Loopback data interface
mem_lbs conduit Loopback strobe interface
oct conduit On-Chip Termination (OCT) interface