External Memory Interfaces (EMIF) IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817467
Date 7/08/2024
Public
Document Table of Contents

7.2.4.1. Address and Command Pin Placement for DDR5

Table 141.  Address and Command Pin Placement
Address/Command Lane Index Within Byte Lane

Scheme 1

UDIMM/SODIMM/Component

Scheme 2

RDIMM

AC1 11 CK_C[1]/SCL(i3c) SCL (i3c)
10 CK_T[1]/SCL(i3c) SDA (i3c)
9 CS_N[0] CS_N[0]
8 CS_N[1] CS_N[1]
7 CK_C[0] CK_C[0]
6 CK_T[0] CK_T[0]
5 CA[12]  
4 CA[11]  
3 RESET_N RESET_N
2 RZQ Site
1 ALERT_N ALERT_N
0 CA[10]  
AC0 11 Differential "N-Side" reference clock input site
10 Differential "P-Side" reference clock input site
9 CA[9] LBD, RSP_A_n
8 CA[8] LBS, RSP_B_n
7 CA[7] PAR_A
6 CA[6] CA[6]
5 CA[5] CA[5]
4 CA[4] CA[4]
3 CA[3] CA[3]
2 CA[2] CA[2]
1 CA[1] CA[1]
0 CA[0] CA[0]

The Agilex™ 5 EMIF IP for DDR5 supports fixed Address and Command pin placement as shown in the above table. The IP supports up to 2 ranks for the following schemes:

  • Scheme 1 supports component, UDIMM, and SODIMM.
  • Scheme 2 supports RDIMM.