3.2.3.2. Pin Placement
Lane Number | Pin Index | x32+ECC * | x 32 | x16 + ECC * | x16 |
---|---|---|---|---|---|
BL7 | 95 | MEM_DQ[39]* | |||
94 | MEM_DQ[38] * | ||||
93 | MEM_DQ[37] * | ||||
92 | MEM_DQ[36] * | ||||
91 | |||||
90 | MEM_DM_N[4] | ||||
89 | MEM_DQS_C[4] | ||||
88 | MEM_DQS_T[4] | ||||
87 | MEM_DQ[35] * | ||||
86 | MEM_DQ[34] * | ||||
85 | MEM_DQ[33] * | ||||
84 | MEM_DQ[32] * | ||||
BL6 | 83 | MEM_DQ[31] | MEM_DQ[31] | ||
82 | MEM_DQ[30] | MEM_DQ[30] | |||
81 | MEM_DQ[29] | MEM_DQ[29] | |||
80 | MEM_DQ[28] | MEM_DQ[28] | |||
79 | |||||
78 | MEM_DM_N[3] | MEM_DM_N[3] | |||
77 | MEM_DQS_C[3] | MEM_DQS_C[3] | |||
76 | MEM_DQS_T[3] | MEM_DQS_T[3] | |||
75 | MEM_DQ[27] | MEM_DQ[27] | |||
74 | MEM_DQ[26] | MEM_DQ[26] | |||
73 | MEM_DQ[25] | MEM_DQ[25] | |||
72 | MEM_DQ[24] | MEM_DQ[24] | |||
BL5 | 71 | MEM_DQ[23] | MEM_DQ[23] | MEM_DQ[23] * | |
70 | MEM_DQ[22] | MEM_DQ[22] | MEM_DQ[22] * | ||
69 | MEM_DQ[21] | MEM_DQ[21] | MEM_DQ[21] * | ||
68 | MEM_DQ[20] | MEM_DQ[20] | MEM_DQ[20] * | ||
67 | |||||
66 | MEM_DM_N[2] | MEM_DM_N[2] | MEM_DM_N[2] | ||
65 | MEM_DQS_C[2] | MEM_DQS_C[2] | MEM_DQS_C[2] | ||
64 | MEM_DQS_T[2] | MEM_DQS_T[2] | MEM_DQS_T[2] | ||
63 | MEM_DQ[19] | MEM_DQ[19] | MEM_DQ[19] * | ||
62 | MEM_DQ[18] | MEM_DQ[18] | MEM_DQ[18] * | ||
61 | MEM_DQ[17] | MEM_DQ[17] | MEM_DQ[17] * | ||
60 | MEM_DQ[16] | MEM_DQ[16] | MEM_DQ[16] * | ||
BL4 | 59 | MEM_DQ[15] | MEM_DQ[15] | MEM_DQ[15] | MEM_DQ[15] |
58 | MEM_DQ[14] | MEM_DQ[14] | MEM_DQ[14] | MEM_DQ[14] | |
57 | MEM_DQ[13] | MEM_DQ[13] | MEM_DQ[13] | MEM_DQ[13] | |
56 | MEM_DQ[12] | MEM_DQ[12] | MEM_DQ[12] | MEM_DQ[12] | |
55 | |||||
54 | MEM_DM_N[1] | MEM_DM_N[1] | MEM_DM_N[1] | MEM_DM_N[1] | |
53 | MEM_DQS_C[1] | MEM_DQS_C[1] | MEM_DQS_C[1] | MEM_DQS_C[1] | |
52 | MEM_DQS_T[1] | MEM_DQS_T[1] | MEM_DQS_T[1] | MEM_DQS_T[1] | |
51 | MEM_DQ[11] | MEM_DQ[11] | MEM_DQ[11] | MEM_DQ[11] | |
50 | MEM_DQ[10] | MEM_DQ[10] | MEM_DQ[10] | MEM_DQ[10] | |
49 | MEM_DQ[9] | MEM_DQ[9] | MEM_DQ[9] | MEM_DQ[9] | |
48 | MEM_DQ[8] | MEM_DQ[8] | MEM_DQ[8] | MEM_DQ[8] | |
BL3 | 47 | MEM_BG[0] | MEM_BG[0] | MEM_BG[0] | MEM_BG[0] |
46 | MEM_BA[1] | MEM_BA[1] | MEM_BA[1] | MEM_BA[1] | |
45 | MEM_BA[0] | MEM_BA[0] | MEM_BA[0] | MEM_BA[0] | |
44 | MEM_ALERT_N[0] | MEM_ALERT_N[0] | MEM_ALERT_N[0] | MEM_ALERT_N[0] | |
43 | MEM_A[16] | MEM_A[16] | MEM_A[16] | MEM_A[16] | |
42 | MEM_A[15] | MEM_A[15] | MEM_A[15] | MEM_A[15] | |
41 | MEM_A[14] | MEM_A[14] | MEM_A[14] | MEM_A[14] | |
40 | MEM_A[13] | MEM_A[13] | MEM_A[13] | MEM_A[13] | |
39 | MEM_A[12] | MEM_A[12] | MEM_A[12] | MEM_A[12] | |
38 | RZQ Site | RZQ Site | RZQ Site | RZQ Site | |
37 | Differential "N-Side" Reference Clock Input Site | Differential "N-Side" Reference Clock Input Site | Differential "N-Side" Reference Clock Input Site | Differential "N-Side" Reference Clock Input Site | |
36 | Differential "P-Side" Reference Clock Input Site | Differential "P-Side" Reference Clock Input Site | Differential "P-Side" Reference Clock Input Site | Differential "P-Side" Reference Clock Input Site | |
BL2 | 35 | MEM_A[11] | MEM_A[11] | MEM_A[11] | MEM_A[11] |
34 | MEM_A[10] | MEM_A[10] | MEM_A[10] | MEM_A[10] | |
33 | MEM_A[9] | MEM_A[9] | MEM_A[9] | MEM_A[9] | |
32 | MEM_A[8] | MEM_A[8] | MEM_A[8] | MEM_A[8] | |
31 | MEM_A[7] | MEM_A[7] | MEM_A[7] | MEM_A[7] | |
30 | MEM_A[6] | MEM_A[6] | MEM_A[6] | MEM_A[6] | |
29 | MEM_A[5] | MEM_A[5] | MEM_A[5] | MEM_A[5] | |
28 | MEM_A[4] | MEM_A[4] | MEM_A[4] | MEM_A[4] | |
27 | MEM_A[3] | MEM_A[3] | MEM_A[3] | MEM_A[3] | |
26 | MEM_A[2] | MEM_A[2] | MEM_A[2] | MEM_A[2] | |
25 | MEM_A[1] | MEM_A[1] | MEM_A[1] | MEM_A[1] | |
24 | MEM_A[0] | MEM_A[0] | MEM_A[0] | MEM_A[0] | |
BL1 | 23 | MEM_PAR[0] | MEM_PAR[0] | MEM_PAR[0] | MEM_PAR[0] |
22 | MEM_CS_N[1] | MEM_CS_N[1] | MEM_CS_N[1] | MEM_CS_N[1] | |
21 | MEM_CK_C[0] | MEM_CK_C[0] | MEM_CK_C[0] | MEM_CK_C[0] | |
20 | MEM_CK_T[0] | MEM_CK_T[0] | MEM_CK_T[0] | MEM_CK_T[0] | |
19 | MEM_CKE[1] | MEM_CKE[1] | MEM_CKE[1] | MEM_CKE[1] | |
18 | MEM_CKE[0] | MEM_CKE[0] | MEM_CKE[0] | MEM_CKE[0] | |
17 | MEM_ODT[1] | MEM_ODT[1] | MEM_ODT[1] | MEM_ODT[1] | |
16 | MEM_ODT[0] | MEM_ODT[0] | MEM_ODT[0] | MEM_ODT[0] | |
15 | MEM_ACT_N[0] | MEM_ACT_N[0] | MEM_ACT_N[0] | MEM_ACT_N[0] | |
14 | MEN_CS_N[0] | MEN_CS_N[0] | MEN_CS_N[0] | MEN_CS_N[0] | |
13 | MEM_RESET_N[0] | MEM_RESET_N[0] | MEM_RESET_N[0] | MEM_RESET_N[0] | |
12 | MEM_BG[1] | MEM_BG[1] | MEM_BG[1] | MEM_BG[1] | |
BL0 | 11 | MEM_DQ[7] | MEM_DQ[7] | MEM_DQ[7] | MEM_DQ[7] |
10 | MEM_DQ[6] | MEM_DQ[6] | MEM_DQ[6] | MEM_DQ[6] | |
9 | MEM_DQ[5] | MEM_DQ[5] | MEM_DQ[5] | MEM_DQ[5] | |
8 | MEM_DQ[4] | MEM_DQ[4] | MEM_DQ[4] | MEM_DQ[4] | |
7 | |||||
6 | MEM_DM_N[0] | MEM_DM_N[0] | MEM_DM_N[0] | MEM_DM_N[0] | |
5 | MEM_DQS_C[0] | MEM_DQS_C[0] | MEM_DQS_C[0] | MEM_DQS_C[0] | |
4 | MEM_DQS_T[0] | MEM_DQS_T[0] | MEM_DQS_T[0] | MEM_DQS_T[0] | |
3 | MEM_DQ[3] | MEM_DQ[3] | MEM_DQ[3] | MEM_DQ[3] | |
2 | MEM_DQ[2] | MEM_DQ[2] | MEM_DQ[2] | MEM_DQ[2] | |
1 | MEM_DQ[1] | MEM_DQ[1] | MEM_DQ[1] | MEM_DQ[1] | |
0 | MEM_DQ[0] | MEM_DQ[0] | MEM_DQ[0] | MEM_DQ[0] |
Lane Number | Pin Index | x32+ECC * | x 32 | 2ch x16 | x16 + ECC * | x16 |
---|---|---|---|---|---|---|
BL7 | 95 | MEM_1_MEM_DQ[15] | ||||
94 | MEM_1_MEM_DQ[14] | |||||
93 | MEM_1_MEM_DQ[13] | |||||
92 | MEM_1_MEM_DQ[12] | |||||
91 | ||||||
90 | MEM_1_MEM_DM_N[1] | |||||
89 | MEM_1_MEM_DQS_C[1] | |||||
88 | MEM_1_MEM_DQS_T[1] | |||||
87 | MEM_1_MEM_DQ[11] | |||||
86 | MEM_1_MEM_DQ[10] | |||||
85 | MEM_1_MEM_DQ[9] | |||||
84 | MEM_1_MEM_DQ[8] | |||||
BL6 | 83 | MEM_DQ[39]* | MEM_1_MEM_DQ[7] | |||
82 | MEM_DQ[38]* | MEM_1_MEM_DQ[6] | ||||
81 | MEM_DQ[37]* | MEM_1_MEM_DQ[5] | ||||
80 | MEM_DQ[36]* | MEM_1_MEM_DQ[4] | ||||
79 | ||||||
78 | MEM_DM_N[4] | MEM_1_MEM_DM_N[0] | ||||
77 | MEM_DQS_C[4] | MEM_1_MEM_DQS_C[0] | ||||
76 | MEM_DQS_T[4] | MEM_1_MEM_DQS_T[0] | ||||
75 | MEM_DQ[35]* | MEM_1_MEM_DQ[3] | ||||
74 | MEM_DQ[34]* | MEM_1_MEM_DQ[2] | ||||
73 | MEM_DQ[33]* | MEM_1_MEM_DQ[1] | ||||
72 | MEM_DQ[32]* | MEM_1_MEM_DQ[0] | ||||
BL5 | 71 | MEM_DQ[31] | MEM_DQ[31] | MEM_1_CK_C[1] | ||
70 | MEM_DQ[30] | MEM_DQ[30] | MEM_1_CK_T[1] | |||
69 | MEM_DQ[29] | MEM_DQ[29] | MEM_1_MEM_CS_N[0] | |||
68 | MEM_DQ[28] | MEM_DQ[28] | MEM_1_MEM_CS_N[1] | |||
67 | MEM_1_CK_C[0] | |||||
66 | MEM_DM_N[3] | MEM_DM_N[3] | MEM_1_CK_T[0] | |||
65 | MEM_DQS_C[3] | MEM_DQS_C[3] | MEM_1_MEM_CA[12] | |||
64 | MEM_DQS_T[3] | MEM_DQS_T[3] | MEM_1_MEM_CA[11] | |||
63 | MEM_DQ[27] | MEM_DQ[27] | MEM_1_RESET_N | |||
62 | MEM_DQ[26] | MEM_DQ[26] | OCT_1_OCT_RZQIN | |||
61 | MEM_DQ[25] | MEM_DQ[25] | MEM_1_ALERT_N | |||
60 | MEM_DQ[24] | MEM_DQ[24] | MEM_1_MEM_CA[10] | |||
BL4 | 59 | MEM_DQ[23] | MEM_DQ[23] | Differential "NSide" Reference Clock Input Site |
MEM_DQ[23]* | |
58 | MEM_DQ[22] | MEM_DQ[22] | Differential "PSide" Reference Clock Input Site |
MEM_DQ[22]* | ||
57 | MEM_DQ[21] | MEM_DQ[21] | MEM_1_MEM_CA[9] | MEM_DQ[21]* | ||
56 | MEM_DQ[20] | MEM_DQ[20] | MEM_1_MEM_CA[8] | MEM_DQ[20]* | ||
55 | MEM_1_MEM_CA[7] | |||||
54 | MEM_DM_N[2] | MEM_DM_N[2] | MEM_1_MEM_CA[6] | MEM_DM_N[2] | ||
53 | MEM_DQS_C[2] | MEM_DQS_C[2] | MEM_1_MEM_CA[5] | MEM_DQS_C[2] | ||
52 | MEM_DQS_T[2] | MEM_DQS_T[2] | MEM_1_MEM_CA[4] | MEM_DQS_T[2] | ||
51 | MEM_DQ[19] | MEM_DQ[19] | MEM_1_MEM_CA[3] | MEM_DQ[19]* | ||
50 | MEM_DQ[18] | MEM_DQ[18] | MEM_1_MEM_CA[2] | MEM_DQ[18]* | ||
49 | MEM_DQ[17] | MEM_DQ[17] | MEM_1_MEM_CA[1] | MEM_DQ[17]* | ||
48 | MEM_DQ[16] | MEM_DQ[16] | MEM_1_MEM_CA[0] | MEM_DQ[16]* | ||
BL3 | 47 | MEM_CK_C[1] | MEM_CK_C[1] | MEM_0_CK_C[1] | MEM_CK_C[1] | MEM_CK_C[1] |
46 | MEM_CK_T[1] | MEM_CK_T[1] | MEM_0_CK_T[1] | MEM_CK_T[1] | MEM_CK_T[1] | |
45 | MEM_CS_N[0] | MEM_CS_N[0] | MEM_0_MEM_CS_N[0] | MEM_CS_N[0] | MEM_CS_N[0] | |
44 | MEM_CS_N[1] | MEM_CS_N[1] | MEM_0_MEM_CS_N[1] | MEM_CS_N[1] | MEM_CS_N[1] | |
43 | MEM_CK_C[0] | MEM_CK_C[0] | MEM_0_CK_C[0] | MEM_CK_C[0] | MEM_CK_C[0] | |
42 | MEM_CK_T[0] | MEM_CK_T[0] | MEM_0_CK_T[0] | MEM_CK_T[0] | MEM_CK_T[0] | |
41 | MEM_CA[12] | MEM_CA[12] | MEM_0_MEM_CA[12] | MEM_CA[12] | MEM_CA[12] | |
40 | MEM_CA[11] | MEM_CA[11] | MEM_0_MEM_CA[11] | MEM_CA[11] | MEM_CA[11] | |
39 | MEM_RESET_N[0] | MEM_RESET_N[0] | MEM_0_RESET_N | MEM_RESET_N[0] | MEM_RESET_N[0] | |
38 | RZQ Site | RZQ Site | OCT_0_OCT_RZQIN | RZQ Site | RZQ Site | |
37 | MEM_ALERT_N[0] | MEM_ALERT_N[0] | MEM_0_ALERT_N | MEM_ALERT_N[0] | MEM_ALERT_N[0] | |
36 | MEM_CA[10] | MEM_CA[10] | MEM_0_MEM_CA[10] | MEM_CA[10] | MEM_CA[10] | |
BL2 | 35 | Differential "N-Side" Reference Clock Input Site | Differential "N-Side" Reference Clock Input Site | Differential "NSide" Reference Clock Input Site |
Differential "N-Side" Reference Clock Input Site | Differential "N-Side" Reference Clock Input Site |
34 | Differential "P-Side" Reference Clock Input Site | Differential "P-Side" Reference Clock Input Site | Differential "PSide" Reference Clock Input Site |
Differential "P-Side" Reference Clock Input Site | Differential "P-Side" Reference Clock Input Site | |
33 | MEM_CA[9] | MEM_CA[9] | MEM_0_MEM_CA[9] | MEM_CA[9] | MEM_CA[9] | |
32 | MEM_CA[8] | MEM_CA[8] | MEM_0_MEM_CA[8] | MEM_CA[8] | MEM_CA[8] | |
31 | MEM_CA[7] | MEM_CA[7] | MEM_0_MEM_CA[7] | MEM_CA[7] | MEM_CA[7] | |
30 | MEM_CA[6] | MEM_CA[6] | MEM_0_MEM_CA[6] | MEM_CA[6] | MEM_CA[6] | |
29 | MEM_CA[5] | MEM_CA[5] | MEM_0_MEM_CA[5] | MEM_CA[5] | MEM_CA[5] | |
28 | MEM_CA[4] | MEM_CA[4] | MEM_0_MEM_CA[4] | MEM_CA[4] | MEM_CA[4] | |
27 | MEM_CA[3] | MEM_CA[3] | MEM_0_MEM_CA[3] | MEM_CA[3] | MEM_CA[3] | |
26 | MEM_CA[2] | MEM_CA[2] | MEM_0_MEM_CA[2] | MEM_CA[2] | MEM_CA[2] | |
25 | MEM_CA[1] | MEM_CA[1] | MEM_0_MEM_CA[1] | MEM_CA[1] | MEM_CA[1] | |
24 | MEM_CA[0] | MEM_CA[0] | MEM_0_MEM_CA[0] | MEM_CA[0] | MEM_CA[0] | |
BL1 | 23 | MEM_DQ[7] | MEM_DQ[7] | MEM_0_MEM_DQ[7] | MEM_DQ[7] | MEM_DQ[7] |
22 | MEM_DQ[6] | MEM_DQ[6] | MEM_0_MEM_DQ[6] | MEM_DQ[6] | MEM_DQ[6] | |
21 | MEM_DQ[5] | MEM_DQ[5] | MEM_0_MEM_DQ[5] | MEM_DQ[5] | MEM_DQ[5] | |
20 | MEM_DQ[4] | MEM_DQ[4] | MEM_0_MEM_DQ[4] | MEM_DQ[4] | MEM_DQ[4] | |
19 | ||||||
18 | MEM_DM_N[0] | MEM_DM_N[0] | MEM_0_MEM_DM_N[0] | MEM_DM_N[0] | MEM_DM_N[0] | |
17 | MEM_DQS_C[0] | MEM_DQS_C[0] | MEM_0_MEM_DQS_C[0] | MEM_DQS_C[0] | MEM_DQS_C[0] | |
16 | MEM_DQS_T[0] | MEM_DQS_T[0] | MEM_0_MEM_DQS_T[0] | MEM_DQS_T[0] | MEM_DQS_T[0] | |
15 | MEM_DQ[3] | MEM_DQ[3] | MEM_0_MEM_DQ[3] | MEM_DQ[3] | MEM_DQ[3] | |
14 | MEM_DQ[2] | MEM_DQ[2] | MEM_0_MEM_DQ[2] | MEM_DQ[2] | MEM_DQ[2] | |
13 | MEM_DQ[1] | MEM_DQ[1] | MEM_0_MEM_DQ[1] | MEM_DQ[1] | MEM_DQ[1] | |
12 | MEM_DQ[0] | MEM_DQ[0] | MEM_0_MEM_DQ[0] | MEM_DQ[0] | MEM_DQ[0] | |
BL0 | 11 | MEM_DQ[15] | MEM_DQ[15] | MEM_0_MEM_DQ[15] | MEM_DQ[15] | MEM_DQ[15] |
10 | MEM_DQ[14] | MEM_DQ[14] | MEM_0_MEM_DQ[14] | MEM_DQ[14] | MEM_DQ[14] | |
9 | MEM_DQ[13] | MEM_DQ[13] | MEM_0_MEM_DQ[13] | MEM_DQ[13] | MEM_DQ[13] | |
8 | MEM_DQ[12] | MEM_DQ[12] | MEM_0_MEM_DQ[12] | MEM_DQ[12] | MEM_DQ[12] | |
7 | ||||||
6 | MEM_DM_N[1] | MEM_DM_N[1] | MEM_0_MEM_DM_N[1] | MEM_DM_N[1] | MEM_DM_N[1] | |
5 | MEM_DQS_C[1] | MEM_DQS_C[1] | MEM_0_MEM_DQS_C[1] | MEM_DQS_C[1] | MEM_DQS_C[1] | |
4 | MEM_DQS_T[1] | MEM_DQS_T[1] | MEM_0_MEM_DQS_T[1] | MEM_DQS_T[1] | MEM_DQS_T[1] | |
3 | MEM_DQ[11] | MEM_DQ[11] | MEM_0_MEM_DQ[11] | MEM_DQ[11] | MEM_DQ[11] | |
2 | MEM_DQ[10] | MEM_DQ[10] | MEM_0_MEM_DQ[10] | MEM_DQ[10] | MEM_DQ[10] | |
1 | MEM_DQ[9] | MEM_DQ[9] | MEM_0_MEM_DQ[9] | MEM_DQ[9] | MEM_DQ[9] | |
0 | MEM_DQ[8] | MEM_DQ[8] | MEM_0_MEM_DQ[8] | MEM_DQ[8] | MEM_DQ[8] |
Lane Number | Pin Index | x32 | 2 Channel x16 |
---|---|---|---|
BL7 | 95 | MEM_DQ[31] | MEM_1_MEM_DQ[15] |
94 | MEM_DQ[30] | MEM_1_MEM_DQ[14] | |
93 | MEM_DQ[29] | MEM_1_MEM_DQ[13] | |
92 | MEM_DQ[28] | MEM_1_MEM_DQ[12] | |
91 | |||
90 | MEM_DMI[3] | MEM_1_MEM_DMI[1] | |
89 | MEM_DQS_C[3] | MEM_1_MEM_DQS_C[1] | |
88 | MEM_DQS_T[3] | MEM_1_MEM_DQS_T[1] | |
87 | MEM_DQ[27] | MEM_1_MEM_DQ[11] | |
86 | MEM_DQ[26] | MEM_1_MEM_DQ[10] | |
85 | MEM_DQ[25] | MEM_1_MEM_DQ[9] | |
84 | MEM_DQ[24] | MEM_1_MEM_DQ[8] | |
BL6 | 83 | MEM_DQ[23] | MEM_1_MEM_DQ[7] |
82 | MEM_DQ[22] | MEM_1_MEM_DQ[6] | |
81 | MEM_DQ[21] | MEM_1_MEM_DQ[5] | |
80 | MEM_DQ[20] | MEM_1_MEM_DQ[4] | |
79 | |||
78 | MEM_DMI[2] | MEM_1_MEM_DMI[0] | |
77 | MEM_DQS_C[2] | MEM_1_MEM_DQS_C[0] | |
76 | MEM_DQS_T[2] | MEM_1_MEM_DQS_T[0] | |
75 | MEM_DQ[19] | MEM_1_MEM_DQ[3] | |
74 | MEM_DQ[18] | MEM_1_MEM_DQ[2] | |
73 | MEM_DQ[17] | MEM_1_MEM_DQ[1] | |
72 | MEM_DQ[16] | MEM_1_MEM_DQ[0] | |
BL5 | 71 | ||
70 | |||
69 | |||
68 | |||
67 | MEM_1_MEM_CK_C | ||
66 | MEM_1_MEM_CK_T | ||
65 | |||
64 | |||
63 | MEM_1_MEM_RESET_N | ||
62 | OCT_1_OCT_RZQIN | ||
61 | |||
60 | |||
BL4 | 59 | Differential "N-side" reference clock input site | |
58 | Differential "P-side" reference clock input site | ||
57 | MEM_1_MEM_CS[1] | ||
56 | MEM_1_MEM_CS[0] | ||
55 | MEM_1_MEM_CKE[1] | ||
54 | MEM_1_MEM_CKE[0] | ||
53 | MEM_1_MEM_CA[5] | ||
52 | MEM_1_MEM_CA[4] | ||
51 | MEM_1_MEM_CA[3] | ||
50 | MEM_1_MEM_CA[2] | ||
49 | MEM_1_MEM_CA[1] | ||
48 | MEM_1_MEM_CA[0] | ||
BL3 | 47 | ||
46 | |||
45 | |||
44 | |||
43 | MEM_CK_C | MEM_0_MEM_CK_C | |
42 | MEM_CK_T | MEM_0_MEM_CK_T | |
41 | |||
40 | |||
39 | MEM_RESET_N | MEM_0_MEM_RESET_N | |
38 | RZQ Site | OCT_0_OCT_RZQIN | |
37 | |||
36 | |||
BL2 | 35 | Differential "N-side" reference clock input site | |
34 | Differential "P-side" reference clock input site | ||
33 | MEM_CS[1] | MEM_0_MEM_CS[1] | |
32 | MEM_CS[0] | MEM_0_MEM_CS[0] | |
31 | MEM_CKE[1] | MEM_0_MEM_CKE[1] | |
30 | MEM_CKE[0] | MEM_0_MEM_CKE[0] | |
29 | MEM_CA[5] | MEM_0_MEM_CA[5] | |
28 | MEM_CA[4] | MEM_0_MEM_CA[4] | |
27 | MEM_CA[3] | MEM_0_MEM_CA[3] | |
26 | MEM_CA[2] | MEM_0_MEM_CA[2] | |
25 | MEM_CA[1] | MEM_0_MEM_CA[1] | |
24 | MEM_CA[0] | MEM_0_MEM_CA[0] | |
BL1 | 23 | MEM_DQ[15] | MEM_0_MEM_DQ[15] |
22 | MEM_DQ[14] | MEM_0_MEM_DQ[14] | |
21 | MEM_DQ[13] | MEM_0_MEM_DQ[13] | |
20 | MEM_DQ[12] | MEM_0_MEM_DQ[12] | |
19 | |||
18 | MEM_DMI[1] | MEM_0_MEM_DMI[1] | |
17 | MEM_DQS_C[1] | MEM_0_MEM_DQS_C[1] | |
16 | MEM_DQS_T[1] | MEM_0_MEM_DQS_T[1] | |
15 | MEM_DQ[11] | MEM_0_MEM_DQ[11] | |
14 | MEM_DQ[10] | MEM_0_MEM_DQ[10] | |
13 | MEM_DQ[9] | MEM_0_MEM_DQ[9] | |
12 | MEM_DQ[8] | MEM_0_MEM_DQ[8] | |
BL0 | 11 | MEM_DQ[7] | MEM_0_MEM_DQ[7] |
10 | MEM_DQ[6] | MEM_0_MEM_DQ[6] | |
9 | MEM_DQ[5] | MEM_0_MEM_DQ[5] | |
8 | MEM_DQ[4] | MEM_0_MEM_DQ[4] | |
7 | |||
6 | MEM_DMI[0] | MEM_0_MEM_DMI[0] | |
5 | MEM_DQS_C[0] | MEM_0_MEM_DQS_C[0] | |
4 | MEM_DQS_T[0] | MEM_0_MEM_DQS_T[0] | |
3 | MEM_DQ[3] | MEM_0_MEM_DQ[3] | |
2 | MEM_DQ[2] | MEM_0_MEM_DQ[2] | |
1 | MEM_DQ[1] | MEM_0_MEM_DQ[1] | |
0 | MEM_DQ[0] | MEM_0_MEM_DQ[0] |
Lane Number | Pin Index | x32 | 2 Channel x16 |
---|---|---|---|
BL7 | 95 | MEM_DQ[31] | MEM_1_MEM_DQ[15] |
94 | MEM_DQ[30] | MEM_1_MEM_DQ[14] | |
93 | MEM_DQ[29] | MEM_1_MEM_DQ[13] | |
92 | MEM_DQ[28] | MEM_1_MEM_DQ[12] | |
91 | |||
90 | MEM_DMI[3] | MEM_1_MEM_DMI[1] | |
89 | MEM_RDQS_C[3] | MEM_1_MEM_RDQS_C[1] | |
88 | MEM_RDQS_T[3] | MEM_1_MEM_RDQS_T[1] | |
87 | MEM_DQ[27] | MEM_1_MEM_DQ[11] | |
86 | MEM_DQ[26] | MEM_1_MEM_DQ[10] | |
85 | MEM_DQ[25] | MEM_1_MEM_DQ[9] | |
84 | MEM_DQ[24] | MEM_1_MEM_DQ[8] | |
BL6 | 83 | MEM_DQ[23] | MEM_1_MEM_DQ[7] |
82 | MEM_DQ[22] | MEM_1_MEM_DQ[6] | |
81 | MEM_DQ[21] | MEM_1_MEM_DQ[5] | |
80 | MEM_DQ[20] | MEM_1_MEM_DQ[4] | |
79 | |||
78 | MEM_DMI[2] | MEM_1_MEM_DMI[0] | |
77 | MEM_RDQS_C[2] | MEM_1_MEM_RDQS_C[0] | |
76 | MEM_RDQS_T[2] | MEM_1_MEM_RDQS_T[0] | |
75 | MEM_DQ[19] | MEM_1_MEM_DQ[3] | |
74 | MEM_DQ[18] | MEM_1_MEM_DQ[2] | |
73 | MEM_DQ[17] | MEM_1_MEM_DQ[1] | |
72 | MEM_DQ[16] | MEM_1_MEM_DQ[0] | |
BL5 | 71 | ||
70 | |||
69 | |||
68 | MEM_1_MEM_CS[1] | ||
67 | MEM_1_CK_C | ||
66 | MEM_1_CK_T | ||
65 | MEM_1_MEM_CS[0] | ||
64 | MEM_1_MEM_CA[6] | ||
63 | MEM_1_RESET_N | ||
62 | OCT_1_OCT_RZQIN | ||
61 | |||
60 | |||
BL4 | 59 | Differential "NSide" Reference Clock Input Site |
|
58 | Differential "PSide" Reference Clock Input Site |
||
57 | MEM_1_MEM_CA[5] | ||
56 | MEM_1_MEM_CA[4] | ||
55 | MEM_1_MEM_WCK_C[1] | ||
54 | MEM_1_MEM_WCK_T[1] | ||
53 | MEM_1_MEM_WCK_C[0] | ||
52 | MEM_1_MEM_WCK_T[0] | ||
51 | MEM_1_MEM_CA[3] | ||
50 | MEM_1_MEM_CA[2] | ||
49 | MEM_1_MEM_CA[1] | ||
48 | MEM_1_MEM_CA[0] | ||
BL3 | 47 | ||
46 | |||
45 | |||
44 | MEM_CS[1] | MEM_0_MEM_CS[1] | |
43 | MEM_CK_C | MEM_0_CK_C | |
42 | MEM_CK_T | MEM_0_CK_T | |
41 | MEM_CS[0] | MEM_0_MEM_CS[0] | |
40 | MEM_CA[6] | MEM_0_MEM_CA[6] | |
39 | MEM_RESET_N | MEM_0_RESET_N | |
38 | RZQ Site | OCT_0_OCT_RZQIN | |
37 | |||
36 | |||
BL2 | 35 | Differential "N-Side" Reference Clock Input Site | Differential "NSide" Reference Clock Input Site |
34 | Differential "P-Side" Reference Clock Input Site | Differential "PSide" Reference Clock Input Site |
|
33 | MEM_CA[5] | MEM_0_MEM_CA[5] | |
32 | MEM_CA[4] | MEM_0_MEM_CA[4] | |
31 | MEM_WCK_C[1] | MEM_0_MEM_WCK_C[1] | |
30 | MEM_WCK_T[1] | MEM_0_MEM_WCK_T[1] | |
29 | MEM_WCK_C[0] | MEM_0_MEM_WCK_C[0] | |
28 | MEM_WCK_T[0] | MEM_0_MEM_WCK_T[0] | |
27 | MEM_CA[3] | MEM_0_MEM_CA[3] | |
26 | MEM_CA[2] | MEM_0_MEM_CA[2] | |
25 | MEM_CA[1] | MEM_0_MEM_CA[1] | |
24 | MEM_CA[0] | MEM_0_MEM_CA[0] | |
BL1 | 23 | MEM_DQ[15] | MEM_0_MEM_DQ[15] |
22 | MEM_DQ[14] | MEM_0_MEM_DQ[14] | |
21 | MEM_DQ[13] | MEM_0_MEM_DQ[13] | |
20 | MEM_DQ[12] | MEM_0_MEM_DQ[12] | |
19 | |||
18 | MEM_DMI[1] | MEM_0_MEM_DMI[1] | |
17 | MEM_RDQS_C[1] | MEM_0_MEM_RDQS_C[1] | |
16 | MEM_RDQS_T[1] | MEM_0_MEM_RDQS_T[1] | |
15 | MEM_DQ[11] | MEM_0_MEM_DQ[11] | |
14 | MEM_DQ[10] | MEM_0_MEM_DQ[10] | |
13 | MEM_DQ[9] | MEM_0_MEM_DQ[9] | |
12 | MEM_DQ[8] | MEM_0_MEM_DQ[8] | |
BL0 | 11 | MEM_DQ[7] | MEM_0_MEM_DQ[7] |
10 | MEM_DQ[6] | MEM_0_MEM_DQ[6] | |
9 | MEM_DQ[5] | MEM_0_MEM_DQ[5] | |
8 | MEM_DQ[4] | MEM_0_MEM_DQ[4] | |
7 | |||
6 | MEM_DMI[0] | MEM_0_MEM_DMI[0] | |
5 | MEM_RDQS_C[0] | MEM_0_MEM_RDQS_C[0] | |
4 | MEM_RDQS_T[0] | MEM_0_MEM_RDQS_T[0] | |
3 | MEM_DQ[3] | MEM_0_MEM_DQ[3] | |
2 | MEM_DQ[2] | MEM_0_MEM_DQ[2] | |
1 | MEM_DQ[1] | MEM_0_MEM_DQ[1] | |
0 | MEM_DQ[0] | MEM_0_MEM_DQ[0] |
It is important to strictly follow the pin placement for a given memory topology when assigning pin locations for your EMIF IP.
The recommended approach is to manually constrain some interface signals and allow the Quartus® Prime Fitter to place the pins. For this method of I/O placement, you must constrain the following signals:
- PLL reference clock
- RZQ pin
- MEM_RESET_N
Do not change the location for the EMIF pin using a .qsf assignment or the Pin Planner if you need to swap the DQ pins within a DQS group or the DQS group to simplify board design.
Refer to the Configuring DQ Pin Swizzling topic in the External Memory Interfaces (EMIF) IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs for more information about how to swap the DQ pin and DQS group.
For dual-rank component interfaces, you cannot have different swizzling specifications for rank 0 and rank 1.