Intel® Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 1/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

29.5.1.4. Ethernet Media Access Controller Interface

Table 242.  Ethernet Media Access Controller Platform Designer (Standard) Port Mappings
Platform Designer (Standard) Port Name Routed to FPGA Routed to HPS I/O HPS Pin Name
emac0_phy_txd_o[7:0] Yes, 8 bits Yes, 4 bits EMAC0_TXD[3:0]
emac0_phy_mac_speed_o Yes No -
emac0_phy_txen_o Yes Yes EMAC0_TX_CTL
emac0_phy_txer_o Yes No -
emac0_phy_rxdv_i No Yes EMAC0_RX_CTL
emac0_phy_rxer_i Yes No -
emac0_phy_rxd_i[7:0] Yes, 8 bits Yes, 4 bits EMAC0_RXD[3:0]
emac0_phy_col_i Yes No -
emac0_phy_crs_i Yes No -
emac0_gmii_mdc_o Yes Yes EMAC0_MDC
emac0_gmii_mdo_o Yes Yes EMAC0_MDIO
emac0_gmii_mdo_o_e Yes Yes
emac0_gmii_mdi_i Yes Yes
emac0_ptp_pps_o Yes No -
emac0_ptp_aux_ts_trig_i Yes No -
emac0_clk_rx_i Yes Yes EMAC0_RX_CLK
emac0_clk_tx_i Yes No -
emac0_phy_txclk_o Yes Yes EMAC0_TX_CLK
emac0_rst_clk_tx_n_o Yes No -
emac0_rst_clk_rx_n_o Yes No -
emac1_phy_txd_o[7:0] Yes, 8 bits Yes, 4 bits EMAC1_TXD[3:0]
emac1_phy_mac_speed_o Yes No -
emac1_phy_txen_o Yes Yes EMAC1_TX_CTL
emac1_phy_txer_o Yes No -
emac1_phy_rxdv_i Yes Yes EMAC1_RX_CTL
emac1_phy_rxer_i Yes No -
emac1_phy_rxd_i[7:0] Yes, 8 bits Yes, 4 bits EMAC1_RXD[3:0]
emac1_phy_col_i Yes No -
emac1_phy_crs_i Yes No -
emac1_gmii_mdc_o Yes Yes EMAC1_MDC
emac1_gmii_mdo_o Yes Yes EMAC1_MDIO
emac1_gmii_mdo_o_e Yes Yes
emac1_gmii_mdi_i Yes Yes
emac1_ptp_pps_o Yes No -
emac1_ptp_aux_ts_trig_i Yes No -
emac1_clk_rx_i Yes Yes EMAC1_RX_CLK
emac1_clk_tx_i Yes No -
emac1_phy_txclk_o Yes Yes EMAC1_TX_CLK
emac1_rst_clk_tx_n_o Yes No -
emac1_rst_clk_rx_n_o Yes No -
emac2_phy_txd_o[7:0] Yes, 8 bits Yes, 4 bits EMAC2_TXD[3:0]
emac2_phy_mac_speed_o Yes No -
emac2_phy_txen_o Yes Yes EMAC2_TX_CTL
emac2_phy_txer_o Yes No -
emac2_phy_rxdv_i Yes Yes EMAC2_RX_CTL
emac2_phy_rxer_i Yes - No
emac2_phy_rxd_i[7:0] Yes, 8 bits Yes, 4 bits EMAC2_RXD[3:0]
emac2_phy_col_i Yes No -
emac2_phy_crs_i Yes No -
emac2_gmii_mdc_o Yes Yes EMAC2_MDC
emac2_gmii_mdo_o Yes Yes EMAC2_MDIO
emac2_gmii_mdo_o_e Yes Yes
emac2_gmii_mdi_i Yes Yes
emac2_ptp_pps_o Yes No -
emac2_ptp_aux_ts_trig_i Yes No _
emac2_clk_rx_i Yes Yes EMAC2_RX_CLK
emac2_clk_tx_i Yes No -
emac2_phy_txclk_o Yes Yes EMAC2_TX_CLK
emac2_rst_clk_tx_n_o Yes No -
emac2_rst_clk_rx_n_o Yes No -