Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.3.1.1. PLLs

The two PLLs in the clock manager generate the majority of clocks in the HPS. There is no phase control between the clocks generated by the two PLLs.

Each PLL has the following features:

  • Phase detector, output lock signal generation and configurable M/N VCO w/o fractional counter
  • Four output dividers with a range of 1 to 2047 to further subdivide the clock
  • A PLL can be configured to bypass all outputs to the input clock for glitch-free transitions