Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2.10.5. SPI Master Controllers

There are two master SPI controllers based on the Synopsys® DesignWare* Synchronous Serial Interface (SSI) controller that have a maximum bit rate of 60 Mbps each. The following features are offered:
  • Programmable data frame size of 4 - 32 bits
  • Supports full- and half-duplex modes
  • Supports up to four chip selects
  • Direct access for host processor
  • DMA controller may be used for large transfers
  • Programmable master serial bit rate
  • Support for receive sample delay
  • Choice of Motorola* SPI, Texas Instruments* Synchronous Serial Protocol or National Semiconductor* Microwire protocol