Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

17.1.2. DMA

  • 32‑bit interface
  • Programmable burst size for optimal bus utilization
  • Single-channel mode transmit and receive engines
  • Byte-aligned addressing mode for data buffer support
  • Dual-buffer (ring) or linked-list (chained) descriptor chaining
  • Descriptors can each transfer up to 8 KB of data
  • Independent DMA arbitration for transmit and receive with fixed priority or round robin