Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

15.5.2.3.1. transfer_spare_reg and MAP10 Transfer Mode Commands

The following table lists the functionality of the MAP10 transfer mode commands, and their mappings to the transfer_spare_reg register in the config group.
Table 122.  transfer_spare_reg and MAP10 Transfer Mode Commands
transfer_spare_reg MAP10 Transfer Mode Commands Resulting NAND Flash Controller Mode

0

0x42

Main30

0

0x41

Spare

0

0x43

Main+spare

1

0x42

Main+spare30

1

0x41

Spare

1

0x43

Main+spare

30 Default access mode (0x42) maps to either main (only) or main+spare mode, depending on the value of transfer_spare_reg.