Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2.10.7. GPIO Interfaces

The HPS provides two GPIO interfaces that are based on the Synopsys® DesignWare* APB* General Purpose Programming I/O peripheral. Together, these interfaces support up to 48 dedicated GPIO pins with input and output capability. Each GPIO interface offers the following features:
  • Digital de-bounce
  • Configurable interrupt mode
  • Configurable hardware and software control for each signal
  • Level and edge interrupts