Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

17.1.3. Management Interface

  • 32‑bit host interface to CSR set
  • Comprehensive status reporting for normal operation and transfers with errors
  • Configurable interrupt options for different operational conditions
  • Per-frame transmit/receive complete interrupt control
  • Separate status returned for transmission and reception packets
  • Big endian and little endian configurable support for transmission and reception data paths