Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

23.4.5.3. Masking the Interrupt

The timer interrupt can be masked using the timer1controlreg register.

To mask an interrupt, write a 1 to the timer1_interrupt_mask bit of the timer1controlreg register. †