Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5.5. Level 2 Memory System

  • 1 MB L2 cache, shared among four processors
    • 16-way set associative cache structure
    • 64 bytes per line
  • Snoop Control Unit (SCU) that provides data coherency and ECC protection
  • Interfaces to system through a 128-bit AMBA* 4 ACE bus