Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 11/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

19.4.9. Clocks and Resets

The SPI controller uses the clock and reset signals shown in the following table.

Table 201.  SPI Controller Clocks and Resets
 

Master

Slave

SPI clock

l4_main_clk l4_main_clk

SPI bit-rate clock

sclk_out sclk_in

Reset

spim_rst_n spis_rst_n