Agilex™ 7 FPGAs and SoC FPGAs Package, Pinout, and PCB Design User Guide

ID 814028
Date 6/07/2024
Public
Document Table of Contents

5.4. Transceivers

The type of tiles and quantity of tiles varies depending on the device selected. Refer to the Pin Connection Guidelines and the selected device’s pinout files for more information.