Visible to Intel only — GUID: ljy1708316505264
Ixiasoft
1. Introduction
2. Product Family Plan
3. Package Information
4. Thermal Design Considerations
5. Pin Connection Guidelines and Pinouts
6. Printed Circuit Board (PCB) Design
7. Signal Integrity Simulations
8. Validation
9. Document Revision History for the Agilex™ 7 FPGAs and SoC FPGAs Package, Pinout, and PCB Design User Guide
2.5.1. Agilex™ 7 F-Series Devices with F-Tiles
2.5.2. Agilex™ 7 F-Series Devices with E-Tile and P-Tiles
2.5.3. Agilex™ 7 I-Series Devices with F-Tiles
2.5.4. Agilex™ 7 I-Series Devices with F-Tiles and R-Tiles
2.5.5. Agilex™ 7 M-Series Devices with HBM2e
2.5.6. Agilex™ 7 M-Series Devices without HBM2e
Visible to Intel only — GUID: ljy1708316505264
Ixiasoft
7.5. Net Length Reports
The Net Length Report provides both flight time (propagation delay) and length of the internal package traces from the I/O pad on the die to the ball of the package for the GPIO, SDM, and HPS pins. Flight time is usually used for accuracy as it considers the material dielectric. Data is provided per pin for each device/package offered in table format (XLS). For High-speed parallel buses, such as DDR, this information is used to deskew the traces from end to end.