Visible to Intel only — GUID: tep1708314243362
Ixiasoft
Visible to Intel only — GUID: tep1708314243362
Ixiasoft
5.3.3. Selecting Bank Usage
Priority should be given to set up external memory interfaces as they also have additional bank restrictions. Within a GPIO bank there is a Top sub-bank and a Bottom sub-bank. Interconnects chain through the sub banks in a particular order (refer to the respective Agilex™ 7 General-Purpose User Guides for details) and prior to finalizing an EMIF pinout, run a sample design in the Quartus® Prime software to ensure the implementation is supported.
Also, while selecting the GPIO pins for other peripherals, you must know their location when placing peripheral devices (for example, buffers or level shifters if required) or connector locations to help create more optimal trace layouts.
Altera recommends setting up a simple I/O ring in the Quartus® Prime software to validate the placement of the I/O settings.