Visible to Intel only — GUID: pha1708314168877
Ixiasoft
1. Introduction
2. Product Family Plan
3. Package Information
4. Thermal Design Considerations
5. Pin Connection Guidelines and Pinouts
6. Printed Circuit Board (PCB) Design
7. Signal Integrity Simulations
8. Validation
9. Document Revision History for the Agilex™ 7 FPGAs and SoC FPGAs Package, Pinout, and PCB Design User Guide
2.5.1. Agilex™ 7 F-Series Devices with F-Tiles
2.5.2. Agilex™ 7 F-Series Devices with E-Tile and P-Tiles
2.5.3. Agilex™ 7 I-Series Devices with F-Tiles
2.5.4. Agilex™ 7 I-Series Devices with F-Tiles and R-Tiles
2.5.5. Agilex™ 7 M-Series Devices with HBM2e
2.5.6. Agilex™ 7 M-Series Devices without HBM2e
Visible to Intel only — GUID: pha1708314168877
Ixiasoft
5.3.1.3. Hard Processor System (HPS) I/O
The HPS banks support 1.8 V singled-ended non-voltage referenced I/O standard signaling. Note that the HPS I/O support a wide variety of functions within the HPS block. Refer to the HPS Pin MUX settings for options in Hard Processor System (HPS) Pin Information for Agilex™ 7 SoC Devices - XLS Format (Alt. Format PDF).