Visible to Intel only — GUID: rqr1708314351780
Ixiasoft
1. Introduction
2. Product Family Plan
3. Package Information
4. Thermal Design Considerations
5. Pin Connection Guidelines and Pinouts
6. Printed Circuit Board (PCB) Design
7. Signal Integrity Simulations
8. Validation
9. Document Revision History for the Agilex™ 7 FPGAs and SoC FPGAs Package, Pinout, and PCB Design User Guide
2.5.1. Agilex™ 7 F-Series Devices with F-Tiles
2.5.2. Agilex™ 7 F-Series Devices with E-Tile and P-Tiles
2.5.3. Agilex™ 7 I-Series Devices with F-Tiles
2.5.4. Agilex™ 7 I-Series Devices with F-Tiles and R-Tiles
2.5.5. Agilex™ 7 M-Series Devices with HBM2e
2.5.6. Agilex™ 7 M-Series Devices without HBM2e
Visible to Intel only — GUID: rqr1708314351780
Ixiasoft
6.1. Schematic Symbols
Schematic symbols are provided in Cadence* Capture CIS/ORCAD* format as .OLB files. Symbols are offered by density with available packages included in the file. After opening the file, choose the desired package.
To view all available schematic symbols, refer to the Agilex™ 7 Product Support Collection in the Agilex™ 7 Schematic Symbols website.