Visible to Intel only — GUID: fky1662081191633
Ixiasoft
HSIO Single-Ended I/O Standards Specifications
HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications
HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications
HSIO Single-Ended LVSTL I/O Standards Specifications
HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications
HSIO Differential POD I/O Standards Specifications
HSIO Differential LVSTL I/O Standards Specifications
HSIO Differential I/O Standards Specifications
MIPI D-PHY I/O Standards Specifications
HPS Clock Performance
HPS Internal Oscillator Frequency
HPS PLL Specifications
HPS Cold Reset
HPS SPI Timing Characteristics
HPS SD/eMMC Timing Characteristics
HPS USB 2.0 Timing Characteristics
HPS USB 3.1 Timing Characteristics
HPS Ethernet Media Access Controller (EMAC) Timing Characteristics
HPS I2C Timing Characteristics
HPS I3C Timing Characteristics
HPS NAND Timing Characteristics
HPS Trace Timing Characteristics
HPS GPIO Interface
HPS JTAG Timing Characteristics
HPS Programmable I/O Timing Characteristics
Visible to Intel only — GUID: fky1662081191633
Ixiasoft
DSP Block Specifications
Mode | Performance | Unit | ||
---|---|---|---|---|
–1V | –2V | –3V | ||
Fixed-point 18 × 19 multiplication mode | 768 | 655 | 574 | MHz |
Fixed-point 27 × 27 multiplication mode | 768 | 655 | 574 | MHz |
Fixed-point 18 × 19 multiplier adder mode | 768 | 655 | 574 | MHz |
Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode | 768 | 655 | 574 | MHz |
Fixed-point six 9 × 9 multiplier adder mode | 768 | 655 | 574 | MHz |
FP32 floating-point multiplication mode | 637 | 492 | 431 | MHz |
FP32 floating-point adder or subtract mode | 637 | 492 | 431 | MHz |
FP32 floating-point multiplier adder or subtract mode | 637 | 492 | 431 | MHz |
FP32 floating-point multiplier accumulate mode | 637 | 492 | 431 | MHz |
Addition or subtraction of two FP16 floating-point multiplication mode | 637 | 492 | 431 | MHz |
Sum/sub of two FP16 multiplications with FP32 (addition/subtraction) | 637 | 492 | 431 | MHz |
Sum/sub of two FP16 multiplications with accumulation (addition/subtraction) | 637 | 492 | 431 | MHz |
Tensor floating-point mode | 637 | 492 | 431 | MHz |
Tensor accumulation mode: fp32 | 637 | 492 | 431 | MHz |
Tensor fixed-point mode | 768 | 655 | 574 | MHz |
INT16 complex multiplication mode | 768 | 655 | 574 | MHz |
Mode | Performance | Unit | ||
---|---|---|---|---|
–1V | –2V | –3V | ||
Fixed-point 18 x 19 complex multiplication mode | 768 | 655 | 574 | MHz |
Fixed-point 18 × 19 FIR systolic mode | 768 | 655 | 574 | MHz |
FP32 floating-point complex multiplication | 637 | 492 | 431 | MHz |
FP32 floating-point vector dot product | 637 | 492 | 431 | MHz |
FP16 floating-point complex multiplication | 637 | 492 | 431 | MHz |
FP16 floating-point vector dot product | 637 | 492 | 431 | MHz |
Tensor floating-point cascade chain | 637 | 492 | 431 | MHz |
Tensor fixed-point cascade chain | 768 | 655 | 574 | MHz |
Mode | Performance | Unit | |||||
---|---|---|---|---|---|---|---|
–1V | –2V, –2E | –3V | –4S | –5S | –6S, –6X | ||
Fixed-point 18 × 19 multiplication mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
Fixed-point 27 × 27 multiplication mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
Fixed-point 18 × 19 multiplier adder mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
Fixed-point six 9 × 9 multiplier adder mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
FP32 floating-point multiplication mode | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
FP32 floating-point adder or subtract mode | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
FP32 floating-point multiplier adder or subtract mode | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
FP32 floating-point multiplier accumulate mode | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
Addition or subtraction of two FP16 floating-point multiplication mode | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
Sum/sub of two FP16 multiplications with FP32 (addition/subtraction) | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
Sum/sub of two FP16 multiplications with accumulation (addition/subtraction) | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
Tensor floating-point mode | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
Tensor accumulation mode: fp32 | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
Tensor fixed-point mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
INT16 complex multiplication mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
Mode | Performance | Unit | |||||
---|---|---|---|---|---|---|---|
–1V | –2V, –2E | –3V | –4S | –5S | –6S, –6X | ||
Fixed-point 18 x 19 complex multiplication mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
Fixed-point 18 × 19 FIR systolic mode | 768 | 655 | 574 | 558 | 489 | 408 | MHz |
FP32 floating-point complex multiplication | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
FP32 floating-point vector dot product | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
FP16 floating-point complex multiplication | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
FP16 floating-point vector dot product | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
Tensor floating-point cascade chain | 637 | 492 | 431 | 418 | 367 | 306 | MHz |
Tensor fixed-point cascade chain | 768 | 655 | 574 | 558 | 489 | 408 | MHz |