Agilex™ 5 FPGAs and SoCs Device Data Sheet

ID 813918
Date 8/05/2024
Public
Document Table of Contents

DSP Block Specifications

Table 49.  D-Series FPGAs DSP Block Performance Specifications for Single DSP Block For specification status, see the Data Sheet Status table
Mode Performance Unit
–1V –2V –3V
Fixed-point 18 × 19 multiplication mode 768 655 574 MHz
Fixed-point 27 × 27 multiplication mode 768 655 574 MHz
Fixed-point 18 × 19 multiplier adder mode 768 655 574 MHz
Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode 768 655 574 MHz
Fixed-point six 9 × 9 multiplier adder mode 768 655 574 MHz
FP32 floating-point multiplication mode 637 492 431 MHz
FP32 floating-point adder or subtract mode 637 492 431 MHz
FP32 floating-point multiplier adder or subtract mode 637 492 431 MHz
FP32 floating-point multiplier accumulate mode 637 492 431 MHz
Addition or subtraction of two FP16 floating-point multiplication mode 637 492 431 MHz
Sum/sub of two FP16 multiplications with FP32 (addition/subtraction) 637 492 431 MHz
Sum/sub of two FP16 multiplications with accumulation (addition/subtraction) 637 492 431 MHz
Tensor floating-point mode 637 492 431 MHz
Tensor accumulation mode: fp32 637 492 431 MHz
Tensor fixed-point mode 768 655 574 MHz
INT16 complex multiplication mode 768 655 574 MHz
Table 50.  D-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks For specification status, see the Data Sheet Status table
Mode Performance Unit
–1V –2V –3V
Fixed-point 18 x 19 complex multiplication mode 768 655 574 MHz
Fixed-point 18 × 19 FIR systolic mode 768 655 574 MHz
FP32 floating-point complex multiplication 637 492 431 MHz
FP32 floating-point vector dot product 637 492 431 MHz
FP16 floating-point complex multiplication 637 492 431 MHz
FP16 floating-point vector dot product 637 492 431 MHz
Tensor floating-point cascade chain 637 492 431 MHz
Tensor fixed-point cascade chain 768 655 574 MHz
Table 51.  E-Series FPGAs DSP Block Performance Specifications for Single DSP Block For specification status, see the Data Sheet Status table
Mode Performance Unit
–1V –2V, –2E –3V –4S –5S –6S, –6X
Fixed-point 18 × 19 multiplication mode 768 655 574 558 489 408 MHz
Fixed-point 27 × 27 multiplication mode 768 655 574 558 489 408 MHz
Fixed-point 18 × 19 multiplier adder mode 768 655 574 558 489 408 MHz
Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode 768 655 574 558 489 408 MHz
Fixed-point six 9 × 9 multiplier adder mode 768 655 574 558 489 408 MHz
FP32 floating-point multiplication mode 637 492 431 418 367 306 MHz
FP32 floating-point adder or subtract mode 637 492 431 418 367 306 MHz
FP32 floating-point multiplier adder or subtract mode 637 492 431 418 367 306 MHz
FP32 floating-point multiplier accumulate mode 637 492 431 418 367 306 MHz
Addition or subtraction of two FP16 floating-point multiplication mode 637 492 431 418 367 306 MHz
Sum/sub of two FP16 multiplications with FP32 (addition/subtraction) 637 492 431 418 367 306 MHz
Sum/sub of two FP16 multiplications with accumulation (addition/subtraction) 637 492 431 418 367 306 MHz
Tensor floating-point mode 637 492 431 418 367 306 MHz
Tensor accumulation mode: fp32 637 492 431 418 367 306 MHz
Tensor fixed-point mode 768 655 574 558 489 408 MHz
INT16 complex multiplication mode 768 655 574 558 489 408 MHz
Table 52.  E-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks For specification status, see the Data Sheet Status table
Mode Performance Unit
–1V –2V, –2E –3V –4S –5S –6S, –6X
Fixed-point 18 x 19 complex multiplication mode 768 655 574 558 489 408 MHz
Fixed-point 18 × 19 FIR systolic mode 768 655 574 558 489 408 MHz
FP32 floating-point complex multiplication 637 492 431 418 367 306 MHz
FP32 floating-point vector dot product 637 492 431 418 367 306 MHz
FP16 floating-point complex multiplication 637 492 431 418 367 306 MHz
FP16 floating-point vector dot product 637 492 431 418 367 306 MHz
Tensor floating-point cascade chain 637 492 431 418 367 306 MHz
Tensor fixed-point cascade chain 768 655 574 558 489 408 MHz