Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5.1.2. Security Model

The ARM® Cortex® -A53 processor implements all of the exception levels. The EL3 exists only in the secure state and a change from the secure state to the non-secure state is made only by an exception return from EL3. EL2 exists only in non-secure state.

Figure 3. Security Model when EL3 is using AArch64