Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

15.2.1. Distributed Virtual Memory Support

The system memory management unit (SMMU) in the HPS supports distributed virtual memory transactions initiated by masters.

As part of the SMMU, a translation buffer unit (TBU) sits between the NAND Flash Controller and the L3 interconnect. The NAND shares this TBU with the USB, SD/MMC and ETR. An intermediate interconnect arbitrates accesses among the multiple masters before they are sent to the TBU. The TBU contains a micro translation lookaside buffer (TLB) that holds cached page table walk results from the translation control unit (TCU) in the SMMU. For every virtual memory transaction that this master initiates, the TBU compares the virtual address against the translations stored in its buffer to see if a physical translation exists. If a translation does not exist, the TCU performs a page table walk. The SMMU allows the NAND driver to pass virtual addresses directly to the NAND controller without having to perform virtual to physical address translations through the operating system.

For more information about distributed virtual memory support and the SMMU, refer to the "System Memory Management Unit" section.