Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.3.4.2. FPGA-to-HPS CCU (ACE-lite*)

  • AxUSER[7:0] = 0x04
  • For all coherent and non-coherent operations, AxDOMAIN[1:0] must be ‘b01 (Inner Shareable).
  • For all burst transactions, AxBURST must be either ‘b01 (INCR) or ‘b10 (WRAP).