Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

18.5.3. Clocks

Table 194.  USB OTG Controller Clock Inputs

All clocks must be operational when reset is released. No special handling is required on the clocks.

Clock Signal

Frequency

Functional Usage

l4_mp_clk

60 – 200 MHz

Drives the master and slave interfaces, DMA controller, and internal FIFO buffers

usb0_ulpi_clk

60 MHz

ULPI reference clock for usb0 from external ULPI PHY I/O pin

usb1_ulpi_clk

60 MHz

ULPI reference clock for usb1 from external ULPI PHY I/O pin