F-Tile Architecture and PMA and FEC Direct PHY IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: kac1709752801778
Ixiasoft
Visible to Intel only — GUID: kac1709752801778
Ixiasoft
7.4.3. Ethernet Subsystem Intel FPGA IP
For the Ethernet Subsystem Intel FPGA IP, the steps are similar to the F-Tile Ethernet Multirate Intel FPGA IP, just that there are multiple copies of the Ethernet Subsystem. Each of these copies are connected to a particular port.
- Select the port number from the Select Port drop-down list in the Toolkit Parameters tab as shown in the following figure. You have to do this only once upon opening the Transceiver Toolkit.
Figure 149. Toolkit Parameters for the Ethernet Subsystem Intel FPGA IP
- Perform dynamic reconfiguration in your design.
- Click the Reinitialize Toolkit Post Reconfiguration button.
Once you complete step 1 above, then you can repeat steps 2 and 3 without having to perform step 1 again.