Visible to Intel only — GUID: rpn1717715017516
Ixiasoft
1. Overview
2. Install and License the GTS Ethernet Intel® FPGA Hard IP
3. Configure and Generate Ethernet Hard IP variant
4. Integrate GTS Ethernet Intel® FPGA Hard IP into Your Application
5. Simulate, Compile, and Validate (MAC+PCS) - Single Instance
6. Simulate, Compile, and Validate (MII PCS Only /PCS66 OTN/PCS66 FlexE) - Single Instance
7. Simulate, Compile, and Validate SyncE - Single Instance
8. Simulate and Compile PTP1588 - Single Instance
9. Simulate, Compile, and Validate - Multiple Instance
10. Simulate, Compile, and Validate - Auto-Negotiation and Link Training
11. Troubleshoot and Diagnose Issues
A. Appendix A: Functional Description
B. Appendix B: Configuration Registers
C. Appendix C: Document Revision History for the GTS Ethernet Intel® FPGA Hard IP User Guide
4.1. Implement Required Clocking
4.2. Implement Required Resets
4.3. Connect the Status Interface
4.4. Connect the MAC Avalon Streaming Client Interface
4.5. Connect the MII PCS Only Client Interface
4.6. Connect the PCS66 Client Interface – FlexE and OTN
4.7. Connect the Precision Time Protocol Interface
4.8. Connect the Ethernet Hard IP Reconfiguration Interface
4.9. Connect the Auto-Negotiation and Link Training
4.1.1. Implement MAC Synchronous Clock Connections to Single Instance
4.1.2. Implement MAC Synchronous Clock Connections to Multiple Instances
4.1.3. Implement Clock Connections to MAC Asynchronous Operation
4.1.4. Implement Clock Connections in Synchronous Ethernet Operation (Sync-E)
4.1.5. Implement Clock Connections in PTP-Based Design
4.4.1.1. Drive the Ethernet Packet to the TX MAC Avalon Streaming Client Interface with Disabled Preamble Passthrough
4.4.1.2. Drive the Ethernet Packet on the TX MAC Avalon Streaming Client Interface with Enabled Preamble Passthrough
4.4.1.3. Use i_tx_skip_crc to Control Source Address, PAD, and CRC Insertion
4.4.1.4. Assert the i_tx_error to Invalidate a Packet
4.4.2.1. Receive Ethernet Frame on the RX MAC Avalon Streaming Client Interface with Preamble Passthrough Disabled
4.4.2.2. Receive Ethernet Frame with Preamble Passthrough Enabled
4.4.2.3. Receive Ethernet Frame with Remove CRC bytes Disabled
4.4.2.4. Monitor Status and Errors on the RX MAC Avalon Streaming Client Interface
Visible to Intel only — GUID: rpn1717715017516
Ixiasoft
11.1.2. Enable MAC Loopback
The output of the TX MAC is connected to the input of the RX MAC, forming a loopback connection.
Figure 71. Enable MAC Loopback
Follow these steps to enable MAC Loopback:
- Write 0x1 to bit 0 of the eio_sys_rst(0x108) to reset the GTS Ethernet Intel® FPGA IP.
- If internal serial loopback is enabled, disable it by:
- Writing 0x0A340 to address 0xA403C
- Poll address 0xA4040 until bit 14 = 0 and bit 15 = 1
- Write 0x02340 to address 0xA403C
- Poll address 0xA4040 until bit 14 = 0 and bit 15 = 0
- Perform MAC loopback by writing 0x04 to 0x50028register.
- Write 0x1 to bit 0 of ignore_rx_lock2data (0x10018).
- Deassert the soft global reset by writing 0x0 to bit 0 of eio_sys_rst(0x108).
- Write 0x1 to bit 0 of hardware packet client control hw_pc_ctrl register at address 0x00 to instruct the packet client to transmit data and start the packet generator. Alternatively, write 0x1 to 0x100000 register.
- Check MAC statistics by running the command chkmac_stats.