GTS Ethernet Intel® FPGA Hard IP User Guide

ID 817676
Date 8/05/2024
Public
Document Table of Contents

11.2.4. Debug the RX Reset Entry Sequence

The following flow chart shows the reset entry sequence of RX reset:

Figure 76. RX Reset Entry Sequence