Visible to Intel only — GUID: mcn1462263795406
Ixiasoft
1. Stratix® 10 Clocking and PLL Overview
2. Stratix® 10 Clocking and PLL Architecture and Features
3. Stratix® 10 Clocking and PLL Design Considerations
4. Stratix® 10 Clocking and PLL Implementation Guides
5. Clock Control Intel® FPGA IP Core References
6. IOPLL Intel® FPGA IP Core References
7. IOPLL Reconfig Intel® FPGA IP Core References
8. Stratix® 10 Clocking and PLL User Guide Archives
9. Document Revision History for the Stratix® 10 Clocking and PLL User Guide
2.2.1. PLL Features
2.2.2. PLL Usage
2.2.3. PLL Architecture
2.2.4. PLL Control Signals
2.2.5. Clock Feedback Modes
2.2.6. Clock Multiplication and Division
2.2.7. Programmable Phase Shift
2.2.8. Programmable Duty Cycle
2.2.9. PLL Cascading
2.2.10. Clock Switchover
2.2.11. PLL Reconfiguration and Dynamic Phase Shift
2.2.12. PLL Calibration
4.3.4.1. Design Example 1: .mif Streaming Reconfiguration Using IOPLL Reconfig IP Core
4.3.4.2. Design Example 2: Advanced Mode Reconfiguration Using IOPLL Reconfig IP Core
4.3.4.3. Design Example 3: Clock Gating Reconfiguration Using IOPLL Reconfig IP Core
4.3.4.4. Design Example 4: Dynamic Phase Shift Using IOPLL Reconfig IP Core
Visible to Intel only — GUID: mcn1462263795406
Ixiasoft
6.1.1. IOPLL IP Core Parameters - PLL Tab
Parameter | Legal Value | Description |
---|---|---|
Device Family | Stratix® 10 | Specifies the device family. |
Component | — | Specifies the targeted device. |
Speed Grade | — | Specifies the speed grade for targeted device. |
PLL Mode | Integer-N PLL | Specifies the mode used for the IOPLL IP core. The only legal selection is Integer-N PLL. |
Reference Clock Frequency | — | Specifies the input frequency for the input clock, refclk, in MHz. The default value is 100.0 MHz. The minimum and maximum value is dependent on the selected device. |
My reference clock frequency might change | Turn on or Turn off | Select this option if you expect the reference clock frequency to change at runtime. 5 |
Enable Locked Output Port | Turn on or Turn off | Turn on to enable the locked port. |
Enable physical output clock parameters | Turn on or Turn off | Turn on to enter physical PLL counter parameters instead of specifying a desired output clock frequency. |
Operation Mode | direct, external feedback, normal, source synchronous, zero delay buffer, or lvds | Specifies the operation of the PLL. The default operation is direct mode.
|
Compensated Outclk 6 | 0–8 | Allows you to select which output clock (outclk) to be compensated. The feedback mode compensates for the clock network delay of the outclk selected. This feedback mode ensures correct phase relationship between I/O PLL input and output clocks only for the selected outclk. |
Use Nondedicated Feedback Path 6 | Turn on or Turn off | Turn on to conserve clock resources and improve timing analysis. However, this feature creates frequency limitations and disables phase shift. |
Number of Clocks | 1–9 | Specifies the number of output clocks required for each device in the PLL design. The requested settings for output frequency, phase shift, and duty cycle are shown based on the number of clocks selected. |
Multiply Factor (M-Counter) 7 | 4–160 | Specifies the multiply factor of M-counter. |
Divide Factor (N-Counter) 7 | 1–110 | Specifies the divide factor of N-counter. |
Specify VCO Frequency | Turn on or Turn off | Allows you to restrict the VCO frequency to the specified value. This is useful when creating a PLL for LVDS external mode, or if a specific dynamic phase shift step size is desired. |
VCO Frequency 8 | — |
|
Give clock global name | Turn on or Turn off | Allows you to rename the output clock name. |
Clock Name | — | The user clock name for Synopsis Design Constraints (SDC). |
Divide Factor (C-Counter) 7 | 1-510 | Specifies the divide factor for the output clock (C-counter). |
Desired Frequency | — | Specifies the output clock frequency of the corresponding output clock port, outclk[], in MHz. The default value is 100.0 MHz. The minimum and maximum values depend on the device used. The PLL only reads the numerals in the first six decimal places. |
Actual Frequency | — | Allows you to select the actual output clock frequency from a list of achievable frequencies. The default value is the closest achievable frequency to the desired frequency. |
Phase Shift units | ps or degrees | Specifies the phase shift unit for the corresponding output clock port, outclk[], in picoseconds (ps) or degrees. |
Desired Phase Shift | — | Specifies the requested value for the phase shift. The default value is 0 ps. |
Actual Phase Shift | — | Allows you to select the actual phase shift from a list of achievable phase shift values. The default value is the closest achievable phase shift to the desired phase shift. |
Desired Duty Cycle | 0.0–100.0 | Specifies the requested value for the duty cycle. The default value is 50.0%. |
Actual Duty Cycle | — | Allows you to select the actual duty cycle from a list of achievable duty cycle values. The default value is the closest achievable duty cycle to the desired duty cycle. |
Related Information
5 Enable this option if there is a deviation of 10% or more of the reference clock frequency. If this option is enabled, you must perform PLL recalibration even if the PLL settings are unchanged. For more information on recalibration using .mif, refer to the .mif Streaming Reconfiguration section.
7 This parameter is only available when Enable physical output clock parameters is turned on.
8 This parameter is only available when Enable physical output clock parameters is turned off.