PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 7/15/2024
Public
Document Table of Contents

5.5.6. Timing

The Quartus® Prime software generates the required timing constraints to analyze the timing of the PHY Lite for Parallel Interfaces Intel® FPGA IP on the all Intel FPGA devices.