PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 7/15/2024
Public
Document Table of Contents

5.5.6.2. Timing Constraints and Files

To successfully constrain the timing for PHY Lite for Parallel Interfaces Intel® FPGA IP, the IP generates a set of timing files. You can locate these timing files in the <variation_name> directory:

  • <variation_name> .sdc
  • <variation_name> _ip_parameters.tcl
  • <variation_name> _pin_map.tcl
  • <variation_name> _parameters.tcl
  • <variation_name> _report_timing.tcl
  • <variation_name> _report_timing_core.tcl