PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 7/15/2024
Public
Document Table of Contents

2.4.1.3. Maximum Number of DQ Data Pin Configurations

This section describes the automatic and manual pin placements, as well as example pin configurations for single-ended, differential, and mixed pin groups.